ABSTRACT Self-heating has emerged as an important performance/reliability challenge for modern MOSFETs. The challenge is further acerbated for III-V transistors, especially when integrated monolithically in a 3-D platform for applications in ultrafast logic, imagers, etc. A key challenge is the difficulty of heat-dissipation through the ultra-thin channels needed to ensure electrostatic integrity of scaled transistors. In this paper, we demonstrate an innovative use of a heat-dissipating shunt of Ni-InGaAs on InGaAs(111) in the S/D extension region, as well as the use of high-conductivity Mo contact to simultaneously improve electrical and thermal stability and heat dissipation in III-V transistors, such that the peak channel temperature is reduced by as much as 25%-30%. Given the exponential temperature sensitivity of transistor reliability, heat shunts will improve transistor lifetime significantly.
I. INTRODUCTION
Monolithic three-dimensional (M3D) integration with III-V compound semiconductor (e.g., InGaAs) offers many advantages: (1) Vertically aligned structures reduce interconnect length, with correspondingly reduced power consumption and device footprint. (2) High mobility III-V materials boost the performance of the MOSFET itself [1] - [6] . Furthermore, (3) it enables functional scaling through heterogeneous material/device integration, such as MOSFET and imager, MicroLED, RF device, etc [5] - [10] . These advantages of M3D are often counterbalanced by two persistent challenges: self-heating during device operation and thermal-stability during device fabrication. A M3D system stacks multiple ultra-thin channels vertically. As shown in Fig. 1(a) , these thin-layers and thermally resistive interlayer dielectric impede fast heat dissipation, thereby compromising performance/reliability due to selfheating [11] , [12] . Specifically, heat dissipated at the drainedge must propagate through thermally-resistive ultra-thin S/D extension regions even before it reaches the contacts. The contact resistivity creates another electro-thermal bottleneck of the system [13] . Furthermore, as shown in Fig. 1(b) , the critical process temperature of the upper device during device fabrication is constrained by the limit to avoid thermal degradation of the bottom device. Indeed, the material stability of the metal-semiconductor alloy, such as NiSi, NiGe, Ni-InP, Ni-GaSb, Ni-InGaAs is the limiting factor in many applications [14] - [19] . Therefore, thermally robust contact design is very important for InGaAs-on-insulator (−OI) MOSFETs. Taken together, thermally conductive as well as thermally stable device/process co-design is essential for high-performance and high-yield InGaAs MOSFET for M3D integration (Fig. 1) .
Toward this goal, we have designed and developed an innovative thermally conductive and thermally stable S/D contact technology using self-aligned Ni-InGaAs alloy extension and Mo contact metal. Fig. 2 shows the requirement of S/D in InGaAs-OI MOSFETs, our design flow to achieve them, and the final design of S/D contact. The optimally-designed device allows heat-shunting in the S/D extension without compromising the short-channel integrity or the process-integration of the transistor. The techniques also reduce contact resistance in InGaAs MOSFETs using self-aligned Ni-InGaAs alloy and non-self-aligned Mo as a contact metal. The effectiveness of our approach is illustrated by the fact that it is stable at least up to 400 • C and the Ni-InGaAs extension reduces peak channel temperature by 25-30%, thereby making thermal resistance lower than or comparable to that of ultra-scaled Si FinFET technology.
II. SELECTION OF METAL CANDIDATES
To find a candidate to simultaneously satisfy S/D electrothermal requirements, we first investigated the thermal conductivity (K) and specific contact resistivity (ρ c ) for n-InGaAs with various contact metals reported recently for InGaAs MOSFETs [20] - [35] . We note that non-self-aligned Mo contacts have low ρ c as well as large thermal conductivity (K) value compared to other materials, although the self-aligned process is necessary to minimize parasitic resistance [19] - [21] , [38] - [40] . Unfortunately, typical selfaligned contacts with Ni-InGaAs, Pd-InGaAs, Co-InGaAs have significant process-specific variation from one report to the next, and the contact resistances (ρ c ) themselves are significantly higher than those ofnon-self-aligned counterparts (see Fig. 11 ). Moreover, the K value of those materials is unknown, although this information is critical for device design.
In this paper, therefore, we develop an innovative S/D contact design that combines self-aligned Ni-InGaAs extension and non-self-aligned Mo contact to simultaneously achieve low parasitic resistance as well as low thermal resistance for an InGaAs MOSFETs. As an aside, we offer the first report of the K value of the Ni-InGaAs contact, the most widely used Si-compatible metal-InGaAs alloy. The schematic diagram in Fig. 2 describes the suggested device structure with Ni-InGaAs and Mo contacts, showing device innovation necessary to achieve high electrothermal performance. First, we introduce surface orientation engineering to improve the thermal stability of the NiInGaAs film using (111) crystal surface of InGaAs, which is a more stable surface orientation to form Ni-InGaAs [41] . Then, to achieve thermally stable and conductive S/D with a low R SD , we created a composite S/D structure with self-aligned Ni-InGaAs extension and non-self-aligned Mo contact. Our Mo/n+InGaAs contact has one of the lowest ρ c (∼5.7 × 10 −9 ·cm 2 ) reported to date, resulting in ultralow R SD . Furthermore, Ni-InGaAs plays an important role to simultaneously reduce the sheet resistance (R sheet ) and thermal resistance (R th ) of the extension region of the MOSFET, because its R sheet was quite low and K of NiInGaAs, first measured in this work, was 7 times larger than that of 5-nm-thick InGaAs layer.
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III. THERMALLY STABLE CONTACT DESIGN WITH A LOW SPECIFIC CONTACT RESISTIVITY
First, we investigated ρ c of Ni-InGaAs/n+InGaAs using transmission line method (TLM) measurement because it can be utilized as S/D extension via a self-aligned process. In the samples for TLM measurements, highly doped n+InGaAs layers (doping concentration, N D = 10 19 cm −3 ) were epitaxially grown on semi-insulating InP substrate. After cleaning the sample with a HCl-based solution, Ni was deposited by electron beam (EB) evaporation, followed by rapid thermal annealing (RTA) at 250 • C in N 2 ambient for 1 min. Here, we did HCl-based cleaning to remove native oxide and achieve low ρ c . Fig. 3(a) shows the measured total resistance between the pads in Ni-InGaAs/InGaAs (N D = 5.7 × 10 19 cm −3 ) contact as a function of spacing length, showing a clear linear relationship. The extracted ρ c value was 2.0 × 10 −7 ·cm 2 , which is quite low among NiInGaAs/InGaAs contacts [20] - [22] . Owing to the increased thermionic/field emission current in Ni-InGaAs/n+InGaAs contact, ρ c was significantly improved by increasing N D of InGaAs, as shown in Fig. 3(b) . However, the lowest value of ρ c of 2.0 × 10 −7 ·cm 2 was not sufficiently low enough for next-generation CMOS technology [42] . Then, to investigate the thermal stability of the Ni-InGaAs, we evaluated R sheet of Ni-InGaAs by increasing annealing temperature. Here, an initial Ni thickness was 5 nm. As indicated by black symbols in Fig. 4 , it was found that R sheet degrades with the annealing temperature exceeding 400 • C on InGaAs (100) surface. It would be attributed to the agglomeration, which can be seen in the AFM image. numerous grain boundaries. A possible reason for roughened surface would be related to the phase change and lattice constant change with annealing temperature [43] . Sequential annealing at high temperature after first annealing at low temperature may be helpful to alleviate morphology issue as one can see from silicide and Ni-InP technologies [17] , but it seems to be not so effective for Ni-InGaAs system [18] .
A possible physical origin of intense agglomeration seems to be the formation of grain boundaries in Ni-InGaAs films, as suggested by the cross-sectional high angle annular dark field (HAADF) images. Figs. 6(a) and 6(b) show the cross-sectional HAADF images of Ni-InGaAs/InGaAs (100) sample with two different Ni thicknesses of 30 nm and 5 nm, showing the impact of the amount of initial Ni thickness on a uniformity of Ni-InGaAs thickness [18] . Ni-InGaAs/InGaAs (100) formed from thin initial Ni shows quite rough Ni-InGaAs/InGaAs interface, whereas the one formed from thick Ni shows relatively abrupt interface. These results indicate Ni shortage is one possible origin of the rough interface. On the other hand, Ni-InGaAs/InGaAs(111) A shows abrupt interface even with thin initial Ni thickness, showing improved thermal stability. Regardless of the film thickness of initial Ni, the images show clear grain boundaries in the films and non-uniform thickness behaviors. It should be noted that apparent contrast change across NiInGaAs to InGaAs would be an artifact of the image. We also investigated atomic weight in Ni-InGaAs films using energydispersive X-ray (EDX) profile across the grain boundary, as shown in Figs. 6(d), 6(e), 6(f). Interestingly, the material composition does not change significantly at the grain boundaries, indicating grain boundary is caused by crystal formation during the alloying reaction, not by the difference of material composition. It can be more related to the crystal orientation mismatch between different crystallization points.
To increase the thermal stability of Ni-InGaAs even with thin Ni layer, we introduced InGaAs (111) surface to form Ni-InGaAs, which is thermodynamically stable [38] , [41] . Ni-InGaAs crystal is easy to align with InGaAs (111) surface, indicating Ni-InGaAs is more thermodynamically stable on InGaAs (111) than on InGaAs (100). From the R sheet measurement, we found that Ni-InGaAs formed on InGaAs (111) shows quite stable R sheet behavior with increasing alloying temperature up to 500 • C (see Fig. 4 ). Surface morphology was also quite stable at a high temperature of at least 400 (Fig. 6 ). Thermal stability up to at least 400 • C was obtained, which is quite high compared with the typical thermal stability of Ni-InGaAs (300 • C) [18] , [19] . Here, it should be noted that the Ni composition of Ni-InGaAs formed with thin initial Ni thickness is higher than that of Ni-InGaAs formed with relatively thick initial Ni thickness. It would be a possible origin of low film resistivity even at thin film thickness region unlike NiSi films [44] . Furthermore, this would be a possible origin of the difference of phase stability from Ni-Si system with changing initial Ni thickness [45] . As mentioned before, ρ c value of Ni-InGaAs/InGaAs is not satisfactory with Indium composition of 53%. Therefore, to further reduce ρ c in InGaAs S/D contact, we selected and introduced Mo/n+InGaAs contact, which has been extensively investigated in recent years [31] - [35] . As shown in Fig. 7 , R sheet of Mo film itself, measured from Mo/SiO 2 /Si structure, shows quite good thermal stability up to 500 • C. We also evaluated ρ c of Mo/n+InGaAs (100) contact using similar process flow with the case of Ni-InGaAs. Here, to avoid the impact of relatively high metal resistance and improve the extraction accuracy of ρ c , we additionally deposited 70-nm-thick Au film on the top, resulting in low R sheet of metals [36] , [37] . Fig. 7(b) shows the measured ρ c in Mo/n+InGaAs contact, showing that a low ρ c remains low up to at least 400 • C. Here, obtained ρ c value was very low of 5.7 × 10 −9 ·cm 2 , which is low value even compared with reported ρ c in any metal/n+InGaAs contact. Also, a further reduction is expected using higher Indium composition in InGaAs [38] , [39] . As a result, thermally stable S/D contact in InGaAs MOSFETs with a low R sheet and ρ c can be achieved combining Ni-InGaAs formed on InGaAs (111) and Mo, as described later.
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IV. THERMALLY CONDUCTIVE DEVICE AND CONTACT DESIGN
To design the thermally conductive device of thin body transistors, one must first characterize the thermal resistance of various ultrathin semiconductor layers, because K decreases significantly with a decrease of channel thickness, associated with the phonon-related heat transfer, as shown in 872 VOLUME 7, 2019 Fig. 8(a) [46] . First, we estimated a K value of thin InGaAs layer considering their thickness using equation (1), where k film , k bulk , L, l are thermal conductivity of thin film layer, material bulk thermal conductivity, a thickness of the layer, and the mean free path of the phonons, respectively. Fig. 8(b) shows the K value of InGaAs layer as a function of the layer thickness. Here, we used k bulk of 5 W/m·K and l of 5.8 nm as material parameters [47] . In general, doping concentration effects on thermal conductivity in the semiconductor. Thermal conductivity decreases with an increase of doping concentrations due to phonon-impurity scattering. However, it is known that those impacts are practically quite small at 300K [48] . Therefore, we did not consider the impact of doping concentration in this estimation. The K value decreases with decreasing thickness of InGaAs, as the thickness becomes comparable to the mean free path (5.8 nm) of the phonons in InGaAs. This bottleneck should be considered for thermally conductive device design.
On the other hand, in contrast to insulators and semiconductors, heat transfer in metals occurs primarily by free electrons. Therefore, one can use Wiedemann-Frantz law to relate electrical and thermal conductivities and estimate the K value of metals as equation (2), where σ , k B , and T are electrical conductivity, Boltzmann constant, and temperature, respectively.
Using Wiedemann-Frantz law, we calculated the K value of Ni-InGaAs film. The calculated K value of Ni-InGaAs film is approximately 7.3 W/m·K, which is roughly 7 times larger than that of 5-nm-thick InGaAs layer (∼1.1 W/m·K), indicating that Ni-InGaAs layer will be an exceptionally effective heat-shunt when it is used as an extension metal. Note that the K value of Ni-InGaAs is somewhat underestimated because we neglected the contributions of phonons to thermal conductivity. To determine the thermal resistance of the device structure, we simulated the temperature distribution within the device by solving the 3D heat transfer equations by the Finite Element Method (FEM). Physical parameters used in the FEM simulation are summarized in Table 1 . Fig. 9 shows the schematic image of a cross-sectional device structure with three different structures for the use of Ni-InGaAs and its temperature distribution with a fixed DC power of 20 µW at drain side [49] . For these devices, we assumed a recessed gate structure with InGaAs (111) surface for thermal stability, as described Section III. Here, the channel surface is still InGaAs (100), so the channel transport properties may remain the same. First, S/D contact structure with only non-self-aligned Mo contact shows the highest temperature increase ( T) due to the large K value of thin InGaAs and the absence of Ni-InGaAs layer (Fig. 9a) . On the other hand, S/D contact structure with self-aligned Ni-InGaAs with and without overlap for Mo contact both shows quite good thermal dissipation (Figs. 9b and 9c) . T was much smaller than Fig. 9a , because Ni-InGaAs having large K dissipate the heat fast, resulting in reduced T. The reduction in temperature is expected to improve the reliability in 3D-stacked InGaAs thin body FETs. Here, we used SiO 2 as a BOX, but BOX material with higher thermal conductivity will further improve heat dissipation [49] . 
V. BENCHMARKS AND DISCUSSIONS
The ρ c and K values obtained in this work were benchmarked with other reported values in Figs. 10(a) and 10(b). First, ρ c values both of Ni-InGaAs and Mo for n+InGaAs are among the lowest values ever reported in the literature [20] - [22] , [31] - [35] . Especially, the ρ c of Mo/n+InGaAs was close to the record low value. Furthermore, we investigated K value of Ni-InGaAs, for the first time and obtained value of 7.3 W/m·K, which is comparable to (or even lower than) other alloyed metal. Again, it should be also noted that the K value of Ni-InGaAs is much higher than thin InGaAs layer, indicating the use of Ni-InGaAs in the extension region is highly effective in "shunting" the heat generated during the device operation.
As a result, we achieved exceptionally low thermal resistance of 1.5 K/µW. Fig. 11 highlights the T of each device structures including FinFET technology. Our devices show good heat dissipation, which provides comparable T with conventional 14 nm node FinFET, and even lower T compared with that of 7-10 nm node FinFET. Since one of the most . 3) . Here, the thermal conductivity of Ni-InGaAs film was measured through this work for the first time. ρ c value of Mo was quite low even compared with other studies.
important requirements for the S/D contact is low R SD , we also modeled R SD of each S/D structures (Figs. 9a, 9b, 9c ). Fig. 12 shows the schematic image of the resistance component and modeled R SD as a function of contact length (L c ). Due to the relatively large ρ c value of Ni-InGaAs/n+InGaAs, structure b shows a larger R SD value than structure a and c. Structure c shows the lowest R SD value due to the carrier injection to the Ni-InGaAs from n+InGaAs and low R sheet of Ni-InGaAs than that of n+InGaAs. However, R SD increases with a decrease of L c shorter than around 100 nm, showing a reduction of ρ c is more important to scale down the device size and pitch size as well. If we assumed lower ρ c in Mo/n+InGaAs contact (2.0 × 10 −9 ·cm 2 ), R SD can be further reduced. Therefore, lowering ρ c value is a key engineering point for future technology. To lower the ρ c value, we can consider the reduction of Schottky barrier height (SBH) and the increase of N D of InGaAs. Although our result already shows quite low ρ c in the ρ c -N D relationship as shown in Fig. 13 , there is still room to improve ρ c by reducing SBH and increasing N D . Here, black curves of ρ c -N D were obtained by calculating the transmission and tunneling probability of carriers with finite Schottky barrier including image force lowering [50] , [51] . One of the remaining concerns of our contact structure would be the compatibility for CMOS process flow. We 874 VOLUME 7, 2019 believe that replacement high-k/metal gate process can be adopted for our contact fabrication and Ni diffusion will be a key controlling matrix to avoid large series resistance due to a dopant-free area under high-k material. If initial Ni thickness can be precisely controlled, the impact on the device performance and stability should be small [41] . Of course, it can be intentionally remained to reduce off-state leakage current as thick insulating spacer has been reported for the reduction in band-to-band tunneling in deeply scaled InGaAs MOSFETs [52] .
VI. CONCLUSION
In order to create an electro-thermally optimized InGaAs S/D contact for M3D applications, we carefully designed and developed thermally stable and conductive S/D contact combining self-aligned Ni-InGaAs extension and non-self- 
